Xilinx Versal Gen2 ASU port: AES ciphers, CMAC, GMAC offload - #10994
Xilinx Versal Gen2 ASU port: AES ciphers, CMAC, GMAC offload#10994night1rider wants to merge 4 commits into
Conversation
wolfSSL-Fenrir-bot
left a comment
There was a problem hiding this comment.
Fenrir Automated Review — PR #10994
Scan targets checked: wolfcrypt-port-bugs, wolfcrypt-rs-bugs, wolfssl-bugs, wolfssl-src
Findings: 3
3 finding(s) posted as inline comments (see file-level comments below)
This review was generated automatically by Fenrir. Findings are non-blocking.
d38f89a to
c567687
Compare
wolfSSL-Fenrir-bot
left a comment
There was a problem hiding this comment.
Fenrir Automated Review — PR #10994
Scan targets checked: wolfcrypt-port-bugs, wolfcrypt-rs-bugs, wolfssl-bugs, wolfssl-src
Findings: 2
2 finding(s) posted as inline comments (see file-level comments below)
This review was generated automatically by Fenrir. Findings are non-blocking.
c567687 to
a5db6b6
Compare
wolfSSL-Fenrir-bot
left a comment
There was a problem hiding this comment.
Fenrir Automated Review — PR #10994
Scan targets checked: wolfcrypt-port-bugs, wolfcrypt-rs-bugs, wolfssl-bugs, wolfssl-src
Findings: 3
3 finding(s) posted as inline comments (see file-level comments below)
This review was generated automatically by Fenrir. Findings are non-blocking.
a5db6b6 to
5f59e8c
Compare
wolfSSL-Fenrir-bot
left a comment
There was a problem hiding this comment.
Fenrir Automated Review — PR #10994
Scan targets checked: wolfcrypt-port-bugs, wolfcrypt-rs-bugs, wolfssl-bugs, wolfssl-src
Findings: 3
3 finding(s) posted as inline comments (see file-level comments below)
This review was generated automatically by Fenrir. Findings are non-blocking.
00156d7 to
0205df1
Compare
|
|
||
| /* Single-call generate (key, message and output all supplied). A whole-block | ||
| * message goes to the ASU; anything else runs in wolfSSL software. */ | ||
| if (info->cmac.key != NULL && info->cmac.out != NULL) { |
There was a problem hiding this comment.
There is a case where "key" could be NULL but both "in" and "out" are set. Looking through the conditions here I think that edge case would cause an incorrect CMAC tag to be created with the last input block not accounted for. Try with:
wc_InitCmac_ex()
wc_AesCmacGenerate_ex() // where 'key == NULL'
… and carry in software to keep it on hardware
40a6ae4 to
a08952b
Compare
|
rebased off master to fix some CI test issues |
Add AES, CMAC, and GMAC offload for Xilinx ASU port