Repository navigation
Route the Phase-2 600 W module and generate fab outputs - #11
Merged
Merged
Conversation
Move C28 below U3 and the compensation cluster east of the NE B.Cu corridor so U3's control pins escape cleanly; hand-route the right-column lanes and the top-row via fan-out in route_board.py. Drop the old PS_VIN and PH_CS_B F.Cu corridors (now routed on In2). Port fanout.py and finish_routes.py (adds --inner In2 routing, --only, --first, --budget), and the phase-1 DSN export / SES import. Board file is regenerated and routed in a follow-up commit. Co-Authored-By: Claude Opus 5.5 (1M context) <noreply@anthropic.com> Claude-Session: https://claude.ai/code/session_01CT7ZUC1wFK39SLj4Qnh9qy
Join U3 PGND pins 14/17 under the body and drop 17 into the pour; feed C22/C23 PS_VCC from a via between them. Escape VOUT2 (pin 5) west to In2. Turn C25 so COMP meets R24 directly and its AGND pad gets a pocket via. Gather U4/C31/C33 AGND on F.Cu to one via, link C33 5V0, and tie the output-cap PGND pads (C15/C47/C16) down to In1/B.Cu PGND. Co-Authored-By: Claude Opus 5.5 (1M context) <noreply@anthropic.com> Claude-Session: https://claude.ai/code/session_01CT7ZUC1wFK39SLj4Qnh9qy
VOUT2 (pin 5) joins VOUT1 (pin 26) through the channel between U3's pad ring and exposed pad; COMP2 dives there on a 0.5 mm via. PGND pins 14/17 link outside the pad row with G_LS_B moved west of the link. RT1 gets its own AGND and NTC_FET vias; C25's AGND via moves to free the RES lane. Co-Authored-By: Claude Opus 5.5 (1M context) <noreply@anthropic.com> Claude-Session: https://claude.ai/code/session_01CT7ZUC1wFK39SLj4Qnh9qy
The grid margin was 0.6 mm to the track centre, so a 0.3 mm power track landed 0.45 mm from Edge.Cuts against the 0.5 mm board-edge rule. Co-Authored-By: Claude Opus 5.5 (1M context) <noreply@anthropic.com> Claude-Session: https://claude.ai/code/session_01CT7ZUC1wFK39SLj4Qnh9qy
… outputs Freerouting plus finish_routes closed all but EAI_INJ; CAN_TX's router copper fenced the MCU area, so it was stripped and re-routed after EAI_INJ. Silk, planes (PS-002 clear), DRC, gerbers/drill zip and the JLCPCB CPL are regenerated. Adds tools/README.md and strip_routes.py, and updates HANDOVER. Co-Authored-By: Claude Opus 5.5 (1M context) <noreply@anthropic.com> Claude-Session: https://claude.ai/code/session_01CT7ZUC1wFK39SLj4Qnh9qy
U5 (phase-2) and the backplane U1 move to INA228AQDGSRQ1, the automotive grade Phase-1 already uses: same VSSOP-10 pinout and register map, in stock where the AIDGSR is not. C15/16/36/37 become Panasonic EEHZA1V221P (D10x10.2, 20 mOhm), which fits the CP_Elec_10x10.5 land; the old D8 pick did not, and SUNCON 35HVH220M+P is noted as the same-land fallback. Co-Authored-By: Claude Opus 5.5 (1M context) <noreply@anthropic.com> Claude-Session: https://claude.ai/code/session_01CT7ZUC1wFK39SLj4Qnh9qy
Co-Authored-By: Claude Opus 5.5 (1M context) <noreply@anthropic.com> Claude-Session: https://claude.ai/code/session_01CT7ZUC1wFK39SLj4Qnh9qy
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
2 participants
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
Requested by Udara Vimarsha · project thread
Before: the Phase-2 module board (LM5143 + LM5069, 130 × 90 mm, 4 layers) was placed but had 83 unconnected items and no fab outputs. Its BOM also had two parts that could not be ordered.
After: the board is fully routed.
The remaining DRC warnings are 19: 14 silk, 4 vias the DRC sees on one layer only, and 1 In2 stub end.
How.
gen_board.py/route_board.py.-oit).finish_routes.pyclosed the rest. EAI_INJ was fenced out of the MCU area by CAN_TX router copper, so CAN_TX was stripped (strip_routes.py) and re-routed after it.hardware/phase2-module/tools/README.md.Pre-order review, resolved:
Layout points kept, with reasons:
🤖 Generated with Claude Code
https://claude.ai/code/session_01CT7ZUC1wFK39SLj4Qnh9qy