HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-slang.
-
Updated
Sep 28, 2026 - Python
HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-slang.
Containers for FOSS tools
A Linux-Local Installation of TT tools at version parity with TinyTapeout Selected Versions (see branch name)
To associate your repository with the synlig topic, visit your repo's landing page and select "manage topics."