Hardware engineer of J-7SYSTEM WORKS LIMITED. My main task is FPGA design. I'm writing an application with SystemVerilog, VHDL, JavaScript, Python and C.
-
J-7SYSTEM WORKS LIMITED
- Osaka, JAPAN
- https://j7system.jp
- @s_osafune
- in/s-osafune
Pinned Loading
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.

