Skip to content

Folders and files

NameName
Last commit message
Last commit date

Latest commit

Β 

History

4 Commits
Β 
Β 
Β 
Β 
Β 
Β 
Β 
Β 

Repository files navigation

Low-Power

This repository contains my project on designing a low-power 8-bit Arithmetic Logic Unit (ALU) using CMOS logic and VLSI techniques.

πŸ“‚ Project Files

  • alu_8bit.v β†’ Verilog code for 8-bit ALU
  • tb.v β†’ Testbench for simulation
  • waveform.png β†’ Simulation waveform output

βš™οΈ Features

  • Arithmetic: ADD, SUB
  • Logic: AND, OR, XOR, NOT
  • Shift: Left & Right
  • Power optimization using Clock Gating

πŸ”§ Tools Used

  • Verilog HDL (RTL Design)
  • ModelSim / Vivado (Simulation)
  • Microwind / Magic VLSI (Layout & Power Analysis)

πŸ“Š Simulation & Layout

  • RTL verified using testbench
  • Waveforms captured in ModelSim
  • Layout generated in Microwind for power/area estimation

About

No description, website, or topics provided.

Resources

Stars

0 stars

Watchers

0 watching

Forks

Releases

Packages

Contributors

Languages