This is a standard README file for the vhdl-projects repository.
VHDL projects for combinational and sequential logic design on FPGA.