Skip to content
View devanshjoshi08's full-sized avatar

Block or report devanshjoshi08

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. RISCV-RV32IM-Processor RISCV-RV32IM-Processor Public

    6-stage pipelined RV32IM processor in SystemVerilog, closing timing at 100 MHz on Artix-7 after evolving from a 5-stage design capped at 64 MHz. Pipelined hardware multiplier, iterative divider, M-…

    SystemVerilog

  2. CrickHit CrickHit Public

    Real-time cricket batting game on the TI MSPM0G3507 (ARM Cortex-M0+) with triple-ISR architecture, custom KiCad PCB, 5-bit DAC audio, and 3D-printed enclosure. Built for ECE 319H at UT Austin.

    C

  3. BuckConverter BuckConverter Public

    High-efficiency power conversion circuit that steps down a higher input voltage to a lower output voltage for a load. Unlike simple methods such as resistor dividers, which dissipate energy as heat…

  4. Advanced_TrafficLightControl_System Advanced_TrafficLightControl_System Public

    12-state Moore FSM four-way traffic light controller in Verilog HDL with protected left turns, all-red safety interlocks, and 100MHz-to-1Hz clock divider. Deployed on Basys 3 (Artix-7).

    JavaScript

  5. ssWaterFlowing/Analog-PID-Controller ssWaterFlowing/Analog-PID-Controller Public

    HTML

  6. 16bit_CustomALU 16bit_CustomALU Public

    Verilog