Pinned Loading
-
RISCV-RV32IM-Processor
RISCV-RV32IM-Processor Public6-stage pipelined RV32IM processor in SystemVerilog, closing timing at 100 MHz on Artix-7 after evolving from a 5-stage design capped at 64 MHz. Pipelined hardware multiplier, iterative divider, M-…
SystemVerilog
-
CrickHit
CrickHit PublicReal-time cricket batting game on the TI MSPM0G3507 (ARM Cortex-M0+) with triple-ISR architecture, custom KiCad PCB, 5-bit DAC audio, and 3D-printed enclosure. Built for ECE 319H at UT Austin.
C
-
BuckConverter
BuckConverter PublicHigh-efficiency power conversion circuit that steps down a higher input voltage to a lower output voltage for a load. Unlike simple methods such as resistor dividers, which dissipate energy as heat…
-
Advanced_TrafficLightControl_System
Advanced_TrafficLightControl_System Public12-state Moore FSM four-way traffic light controller in Verilog HDL with protected left turns, all-red safety interlocks, and 100MHz-to-1Hz clock divider. Deployed on Basys 3 (Artix-7).
JavaScript
-
-
If the problem persists, check the GitHub status page or contact support.