Skip to content

fix(pcie): correct baremetal MSI vector checks - #635

Merged
chetan-rathore merged 1 commit into
ARM-software:mainfrom
SrikarJosyula:main
Oct 13, 2026
Merged

chetan-rathore merged 1 commit into
ARM-software:mainfrom
SrikarJosyula:main

Conversation

@SrikarJosyula

Copy link
Copy Markdown
Contributor
  • Read programmed MSI/MSI-X messages from PCIe hardware and resolve their EventIDs through completed ITS mappings for p046 and p097.
  • Manage temporary vectors through test-owned contexts, expose MSI support through peripheral info, and retain failed releases for retry.
  • Handle both MSI address widths and enable delivery after programming.
  • Keep register definitions in PAL headers.

Change-Id: I292fffcfa3ce22d537e7bf9579e47064de5b62d9

- Read programmed MSI/MSI-X messages from PCIe hardware and resolve their EventIDs through completed ITS mappings for p046 and p097.
- Manage temporary vectors through test-owned contexts, expose MSI support through peripheral info, and retain failed releases for retry.
- Handle both MSI address widths and enable delivery after programming.
- Keep register definitions in PAL headers.

Signed-off-by: Srikar Josyula <srikar.josyula@arm.com>
Change-Id: I292fffcfa3ce22d537e7bf9579e47064de5b62d9
@chetan-rathore
chetan-rathore merged commit c072edc into ARM-software:main Oct 13, 2026
29 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants